Caltech Parallel and Distributed Systems Group

Programmable Neural Logic

Bohossian, V. and Hasler, P. and Bruck, J. (1997) Programmable Neural Logic. Technical Report. California Institute of Technology. [CaltechPARADISE:1997.ETR017]

Full text available as:

PDF (Adobe PDF (1MB)) - Requires Adobe Acrobat Reader or other PDF viewer.
Postscript - Requires a viewer, such as GhostView

Abstract

NOTE: Text or symbols not renderable in plain ASCII are indicated by [...]. Abstract is included in .pdf document. Circuits of threshold elements (Boolean input, Boolean output neurons) have been shown to be surprisingly powerful. Useful functions such as XOR, ADD and MULTIPLY can be implemented by such circuits more efficiently than by traditional AND/OR cir- cuits. In view of that, we have designed and built a programmable threshold element. The weights are stored on polysilicon floating gates, providing long-term retention without refresh. The weight value is increased using tunneling and decreased via hot electron injection. A weight is stored on a single transistor allowing the development of dense arrays of threshold elements. A 16-input programmable neuron was fabricated in the standard 2 [...] double-poly, analog process available from MOSIS. A long term goal of this research is to incorporate programmable threshold elements, as building blocks in Field Programmable Gate Arrays.

EPrint Type:Monograph (Technical Report)
Additional Information:[Alternate URL: http://www.paradise.caltech.edu/papers/etr017.ps]
Subjects:All Records
ID Code:38
Deposited By:Jehoshua Bruck
Deposited On:03 September 2002
Record Number:CaltechPARADISE:1997.ETR017
Official Persistent URL:http://resolver.caltech.edu/CaltechPARADISE:1997.ETR017
Usage Policy:You are granted permission for individual, educational, research and non-commercial reproduction, distribution, display and performance of this work in any format.

Archive Staff Only: edit this record